US10396178B2 - Method of Forming Improved Vertical FET Process with Controlled Gate Length and Self-Aligned Junctions