US10838656B2 - Parallel Memory Access to on-Chip Memory Containing Regions of Different Addressing Schemes by Threads Executed on Parallel Processing Units