US11023243B2 - Latency-Based Instruction Reservation Station Clustering in a Scheduler Circuit in a Processor