US12112112B2 - Method for Co-Design of Hardware and Neural Network Architectures Using Coarse-to-Fine Search, Two-Phased Block Distillation and Neural Hardware Predictor