US12149255B2 - Generating Divided Signals from Phase-Locked Loop (PLL) Output When Reference Clock Is Unavailable