US12373206B2 - Methods, Systems, and Apparatuses to Optimize Cross-Lane Packed Data Instruction Implementation on a Partial Width Processor with a Minimal Number of Micro-Operations