US6178539B1 - Method and System for Determining Critical Area for Circuit Layouts Using Voronoi Diagrams