US6319804B1 - Process to Separate the Doping of Polygate and Source Drain Regions in Dual Gate Field Effect Transistors