US6327201B2 - Device and Method for Margin Testing a Semiconductor Memory by Applying a Stressing Voltage Simultaneously to Complementary and True Digit Lines