US6526558B2 - Methods for Configuring FPGA's Having Variable Grain Blocks and Shared Logic for Providing Symmetric Routing of Result Output to Differently-Directed and Tristateable Interconnect Resources