US6534869B2 - Method for Reducing Stress-Induced Voids for 0.25 Μm Micron and Smaller Semiconductor Chip Technology by Annealing Interconnect Lines Prior to ILD Deposition and Semiconductor Chip Made Thereby