US6537908B2 - Method for Dual-Damascence Patterning of Low-K Interconnects Using Spin-on Distributed Hardmask