US6549028B1 - Configuration and Process for Testing a Multiplicity of Semiconductor Chips on a Wafer Plane