US6560728B2 - Layout for Semiconductor Memory Device Having a Plurality of Rows and Columns of Circuit Cells Divided into First and Second Planes That Are Not Simultaneously Active