US6571381B1 - Method for Deadlock-Free Configuration of Dataflow Processors and Modules with a Two- or Multidimensional Programmable Cell Structure (FPGAs, DPGAs, Etc.)