US6596563B2 - Method for Double-Layer Implementation of Metal Options in an Integrated Chip for Efficient Silicon Debug