US6625802B2 - Method for Modifying a Chip Layout to Minimize Within-Die CD Variations Caused by Flare Variations in EUV Lithography