US6728845B2 - SRAM Controller for Parallel Processor Architecture and Method for Controlling Access to a RAM Using Read and Read/Write Queues