US6869337B2 - System and Method for Polishing and Planarizing Semiconductor Wafers Using Reduced Surface Area Polishing Pads and Variable Partial Pad-Wafer Overlapping Techniques