US6904465B2 - Low Latency Inter-Reference Ordering in a Multiple Processor System Employing a Multiple-Level Inter-Node Switch