US6968524B2 - Method and Apparatus to Optimize an Integrated Circuit Design Using Transistor Folding