US6992948B2 - Memory Device Having Address Generating Circuit Using Phase Adjustment by Sampling Divided Clock to Generate Address Signal of Several Bits Having One Bit Changed in Sequential Order