US7067367B2 - Method for Reducing Poly-Depletion Due to Thickness Variation in a Polysilicon Layer in Dual Gate CMOS Fabrication Process