US7100137B2 - Method and Apparatus for Quantifying the Quality of Placement Configurations in a Partitioned Region of an Integrated Circuit Layout