US7107559B2 - Method of Partitioning an Integrated Circuit Design for Physical Design Verification