US7115492B2 - Technique for Elimination of Pitting on Silicon Substrate During Gate Stack Etch Using Material in a Non-Annealed State