US7203781B2 - Bus Architecture with Primary Bus and Secondary or Slave Bus Wherein Transfer via DMA Is in Single Transfer Phase Engagement of Primary Bus