US7234029B2 - Method and Apparatus for Reducing Memory Latency in a Cache Coherent Multi-Node Architecture