US7284094B2 - Mechanism and Apparatus Allowing an N-Way Set Associative Cache, Implementing a Hybrid Pseudo-LRU Replacement Algorithm, to Have N L1 Miss Fetch Requests Simultaneously Inflight Regardless of Their Congruence Class