US7401319B2 - Method and System for Reticle-Wide Hierarchy Management for Representational and Computational Reuse in Integrated Circuit Layout Design