US7454672B2 - Semiconductor Memory Device Testable with a Single Data Rate and/or Dual Data Rate Pattern in a Merged Data Input/Output Pin Test Mode