US7474136B2 - Use of Multiple Voltage Controlled Delay Lines for Precise Alignment and Duty Cycle Control of the Data Output of a DDR Memory Device