US7480878B2 - Method and System for Layout Versus Schematic Validation of Integrated Circuit Designs