US7656237B2 - Method to Gate Off PLLS in a Deep Power Saving State Without Separate Clock Distribution for Power Management Logic