US7688129B2 - System and Method for Open-Loop Synthesis of Output Clock Signals Having a Selected Phase Relative to an Input Clock Signal