US7855448B2 - Optimization of Routing Layers and Board Space Requirements for Ball Grid Array Package Implementations Including Array Corner Considerations