US7934061B2 - Methods and Arrangements to Manage on-Chip Memory to Reduce Memory Latency