US8065504B2 - Using on-Chip and Off-Chip Look-Up Tables Indexed by Instruction Address to Control Instruction Execution in a Processor