US8176241B2 - System and Method for Optimizing DRAM Refreshes in a Multi-Channel Memory Controller