US8201119B2 - Formal Equivalence Checking Between Two Models of a Circuit Design Using Checkpoints