US8364937B2 - Executing Misaligned Load Dependent Instruction in Second Execution Stage in Parity Protected Mode in Configurable Pipelined Processor