US8375196B2 - Vector Processor with Vector Register File Configured as Matrix of Data Cells Each Selecting Input from Generated Vector Data or Data from Other Cell via Predetermined Rearrangement Path