US8525186B2 - Method of Forming a Planar Field Effect Transistor with Embedded and Faceted Source/Drain Stressors on a Silicon-on-Insulator (SOI) Wafer, a Planar Field Effect Transistor Structure and a Design Structure for the Planar Field Effect Transistor