US8539419B2 - Method for Designing Integrated Circuits Employing a Partitioned Hierarchical Design Flow and an Apparatus Employing the Method