US8554824B2 - Efficient Technique for Optimal Re-Use of Hardware in the Implementation of Instructions Used in Viterbi, Turbo and LPDC Decoders