US8615647B2 - Migrating Execution of Thread Between Cores of Different Instruction Set Architecture in Multi-Core Processor and Transitioning Each Core to Respective on / Off Power State