US8664072B2 - Source and Drain Architecture in an Active Region of a P-Channel Transistor by Tilted Implantation