US8886840B2 - System and Method for Implementing a Single Chip Having a Multiple Sub-Layer PHY