US9047197B2 - Non-Coherent Store Instruction for Fast Inter-Strand Data Communication for Processors with Write-Through L1 Caches