US9311142B2 - Controlling Memory Access Conflict of Threads on Multi-Core Processor with Set of Highest Priority Processor Cores Based on a Threshold Value of Issued-Instruction Efficiency